Sr Manager/Director - High-Speed Mixed-Signal Design Engineering at Infinera Corporation
Sunnyvale, CA, US

Infinera is the global supplier of innovative networking solutions. Our customers include the leading service providers, data center operators, internet content providers (ICPs), cable operators, enterprises, and government agencies worldwide, including 9 of the top 10 Tier 1 service providers and 6 of the top 7 ICPs. We design, develop and deliver hardware and software for fiber-based connectivity solutions that span access, aggregation, metro, long haul, and submarine network. Our industry-leading, trendsetting edge-to-core solutions provide the foundation for many of the world’s largest and most demanding networks that generate billions in service revenue for our customers.

 

The successful candidate shall possess the capability to design and analyze high speed, high- performance analog / mixed-signal circuits, including data converters, PLLs, and SERDES, in advanced CMOS FinFET technologies. She or he shall take the design all the way to production.

 

Engaging in the high-speed analog circuit design, you have the chance to create the technical differentiation for Infinera to hold the market leadership. We together will revolutionize the era of efficient high-speed transmission by building cutting-edge solutions

 

Leadership role in high-speed mixed-signal design – Sr. Mgr/ Director

Essential Functions and Key Responsibilities:

  • Drive, Design, implement and simulate the functionality and performance of various high-speed mixed-signal designs
  • Explore trade-offs weighing different approaches and propose a workable optimal solution to achieve or exceed the requirements in terms of power/area/linearity/bandwidth, etc.
  • Supervise layout activities and give concise guidelines to layout engineers, need to be hands-on in custom layout as needed
  • Develop the analog testing plans and work with the PE/TE teams to characterize the functionality and performance of the products to ensure the quality
  • Support, Manage and comply with the relevant tools, design methodologies, and release flows

Mandatory Knowledge/Skills/Abilities:

  • Must have experience in bringing high-performance analog IPs including but not limited to high-speed SerDes, high-speed ADC, high-speed DAC, and high-frequency low-jitter PLL to production.
  • Able to perform behavioral modeling of blocks and circuits with Verilog-A or Verilog-AMS
  • Collaborative with other local or remote team members in a fast-paced professional environment.
  • Must have deep experience using essential CAD tools, such as Cadence Virtuoso, Spectre, Incisive, Calibre, Integrand EMX, and Totem EM/IR, etc.
  • Must have a good understanding of device physics and the impacts of layout effects

 

Preferred Knowledge/Skill/Abilities:

  • Fluent in verbal and written communications
  • Capable of coaching and mentoring new or junior circuit designers and layout engineers
  • Independently resolves issues and conquer design challenges
  • Self-motivated and detail-oriented
  • Knowledge of (optical) communication theories and familiarity with Matlab coding

 

Education and Experience Requirements

  • Principal Design Engineer: M.S. in E.E. with 12+ years’ experience, or Ph.D. in E.E. with 8+ years’ experience

 

#LI-SR2

 

Infinera is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, religion, color, national origin, sex, age, status as a protected veteran, or status as a qualified individual with disability. EEO Employer/Vet/Disabled.