Verification Engineer at Ambarella
HsinChu, TW
** Desired 2+ years of hands-on experiences in SoC design verification.
** Experiences with OVM/UVM/VMM and familiarity with transaction-based verification at higher-level of abstractions is a big plus.
** Be familiar with SystemVerilog
** Be familiar with C/C++